gu****@br****.com & No phone number available.

Cid Thomas Guthrie

Over 25 years of PCB design experience and over 30 in the PCB industry. Create PCB designs using... | Irvine, California, United States

*50 free lookup(s) per month.

No credit card required.

Cid Thomas Guthrie’s Emails gu****@br****.com

Cid Thomas Guthrie’s Phone Numbers No phone number available.

Social Media

Cid Thomas Guthrie’s Location Irvine, California, United States

Cid Thomas Guthrie’s Expertise Over 25 years of PCB design experience and over 30 in the PCB industry. Create PCB designs using Cadence tool set (Allegro, SIP, and Co-Design) as well as PADS and Telesis EDA300. Create standard .65mm SOC BGA patterns for customer cost reduction. Work with chip leads for BGA ball assignments and floor planning to reduce PCB layer count. Lead R&D designer on all DDR routing patterns to reduce PCB layer count yet meeting speed and EMI requirements. Experienced in the following area: • High Density SMT • High Speed Design • Digital / Analog /RF • Microstrip & Stripline Impedance controlling (single ended and Differential pairs) • Power and Signal integrity • Micro BGA’s • HDI-Micro / Blind / Buried vias Experienced in designing block inerfaces: • USB all Revs. • HDMI • All DDR’s • RGMI, MII and MTSIF busses • ENet and GNet • WiFi radios • VDAC • PCI and PCIe • VoIP • MoCA • Zigbee • LNA design • SerDes

Cid Thomas Guthrie’s Current Industry Broadcom

Not the Cid Thomas Guthrie you were looking for?

Find accurate emails & phone numbers for over 700M professionals.

Work Experience

Broadcom

Hardware Engineer

Wed Nov 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time) — Present

Broadcom

PC Board Designer, Principal

Thu May 01 1997 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Nov 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time)

Tti Testron

Wireless Product Manager

Thu Aug 01 1991 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Apr 01 1997 00:00:00 GMT+0000 (Coordinated Universal Time)

Toppan West

Pre Production Manager

Thu Feb 01 1990 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Aug 01 1991 00:00:00 GMT+0000 (Coordinated Universal Time)

Sigma Circuits

CAM Operator Lead

Sat Apr 01 1989 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Feb 01 1990 00:00:00 GMT+0000 (Coordinated Universal Time)

Multiwire West

PWB designer

Sun Jan 01 1989 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Apr 01 1989 00:00:00 GMT+0000 (Coordinated Universal Time)

Murrietta Circuits

PCB Designer

Wed Jan 01 1986 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Jan 01 1989 00:00:00 GMT+0000 (Coordinated Universal Time)

Skills

Languages

Cid Thomas Guthrie Email Addresses

gu****@br****.com Work Email

gu****@br****.com Personal Email

th****@br****.com Personal Email

FAQ About Cid Thomas Guthrie

Cid Thomas Guthrie is located at
Irvine, California, United States

Cid Thomas Guthrie is a
Over 25 years of PCB design experience and over 30 in the PCB industry. Create PCB designs using Cadence tool set (Allegro, SIP, and Co-Design) as well as PADS and Telesis EDA300. Create standard .65mm SOC BGA patterns for customer cost reduction. Work with chip leads for BGA ball assignments and floor planning to reduce PCB layer count. Lead R&D designer on all DDR routing patterns to reduce PCB layer count yet meeting speed and EMI requirements. Experienced in the following area: • High Density SMT • High Speed Design • Digital / Analog /RF • Microstrip & Stripline Impedance controlling (single ended and Differential pairs) • Power and Signal integrity • Micro BGA’s • HDI-Micro / Blind / Buried vias Experienced in designing block inerfaces: • USB all Revs. • HDMI • All DDR’s • RGMI, MII and MTSIF busses • ENet and GNet • WiFi radios • VDAC • PCI and PCIe • VoIP • MoCA • Zigbee • LNA design • SerDes Broadcom

Cid Thomas Guthrie currently works in the
Broadcom

Cid Thomas Guthrie specializes in
Over 25 years of PCB design experience and over 30 in the PCB industry. Create PCB designs using Cadence tool set (Allegro, SIP, and Co-Design) as well as PADS and Telesis EDA300. Create standard .65mm SOC BGA patterns for customer cost reduction. Work with chip leads for BGA ball assignments and floor planning to reduce PCB layer count. Lead R&D designer on all DDR routing patterns to reduce PCB layer count yet meeting speed and EMI requirements. Experienced in the following area: • High Density SMT • High Speed Design • Digital / Analog /RF • Microstrip & Stripline Impedance controlling (single ended and Differential pairs) • Power and Signal integrity • Micro BGA’s • HDI-Micro / Blind / Buried vias Experienced in designing block inerfaces: • USB all Revs. • HDMI • All DDR’s • RGMI, MII and MTSIF busses • ENet and GNet • WiFi radios • VDAC • PCI and PCIe • VoIP • MoCA • Zigbee • LNA design • SerDes

Cid Thomas Guthrie speaks the following languages:
No languages available.

Cid Thomas Guthrie has prior experience in the following industries:
Broadcom , Tti Testron , Toppan West , Sigma Circuits , Multiwire West , Murrietta Circuits

Cid Thomas Guthrie has the following professional experience:
Broadcom , Broadcom , Tti Testron , Toppan West , Sigma Circuits , Multiwire West , Murrietta Circuits .